T. Rejimon and S. Bhanja, “Time and Space Efficient Method for Accurate Computation of Error Detection Probabilities”, IEE Proc. Computers & Digital Techniques, Volume 152, Issue 5, pp. 679 - 685 , 2005.
@ARTICLE{1532089,
title={Time and space efficient method for accurate computation of error detection probabilities in VLSI circuits},
author={Rejimon, T. and Bhanja, S.},
journal={Computers and Digital Techniques, IEE Proceedings -},
year={2005},
month={Sept.},
volume={152},
number={5},
pages={ 679-685},
abstract={The authors propose a novel fault/error model based on a graphical probabilistic framework. They arrive at the logic induced fault encoded directed acrylic graph (LIFE-DAG), which is proven to be a Bayesian network, capturing all spatial dependencies induced by the circuit logic. Bayesian networks are the minimal and exact representation of the joint probability distribution of the underlying probabilistic dependencies that not only use conditional independencies in modelling but also exploit them for achieving minimality and smart probabilistic inference. The detection probabilities also act as a measure of soft error susceptibility (an increased threat in the nano-domain logic block) which depends on the structural correlations of the internal nodes and also on input patterns. Based on this model, they show that they are able to estimate detection probabilities of faults/errors on ISCAS'85 benchmarks with high accuracy, linear space requirement complexity, and with an order of magnitude (≈5 times) reduction in estimation time over corresponding binary decision diagram based approaches.},
keywords={ VLSI, computational complexity, directed graphs, error detection, inference mechanisms, integrated circuit modelling, logic design, statistical distributions BDD based approach, Bayesian network, LIFE-DAG, VLSI circuits, accurate computation, circuit logic, error detection probabilities, error model, estimation time reduction, exact representation, fault model, graphical probabilistic framework, linear space requirement complexity, logic induced fault encoded directed acrylic graph, minimal representation, probabilistic inference, probability distribution, soft error susceptibility, space efficient method, time efficient method},
doi={10.1049/ip-cdt:20045106},
ISSN={1350-2387}, }
