An Accurate Probabilistic Model for Error Detection

T. Rejimon and S. Bhanja,” An Accurate Probabilistic Model for Error Detection”, 18th International Conference in VLSI Design, pp.717-722, 2005.


@INPROCEEDINGS{1383359,
title={An accurate probabilistic model for error detection},
author={Rejimon, T. and Bhanja, S.},
booktitle={VLSI Design, 2005. 18th International Conference on},
year={2005},
month={Jan.},
volume={},
number={},
pages={ 717-722},
abstract={We propose a novel single event fault/error model based on logic induced fault encoded directed acyclic graph (LIFE-DAG) structured probabilistic Bayesian networks, capturing all spatial dependencies induced by the circuit logic. The detection probabilities also act as a measure of soft error susceptibility (an increased threat in nanodomain logic block) that depends on the structural correlations of the internal nodes and also on input patterns. Based on this model, we show that we are able to estimate detection probabilities of single-event faults/errors on IS-CAS'85 benchmarks with high accuracy (zero-error), linear space requirement complexity, and with an order of magnitude (≈5 times) reduction in estimation time over corresponding BDD based approaches.},
keywords={ belief networks, error detection, logic circuits, probabilistic logic Bayesian networks, IS-CAS'85 benchmark, LIFE-DAG, circuit logic, detection probability, error detection, error susceptibility, estimation time reduction, logic induced fault encoded directed acyclic graph, nanodomain logic block, probabilistic model, single event fault error model},
doi={10.1109/ICVD.2005.46},
ISSN={1063-9667 }, }